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Introduction
• SRAM utilizing Ferroelectric FETs may make high speed 
memory possible with significant retention times without power 
(Retention times of 24 hours have been measured)
• Ferroelectric Field-Effect Transistor features polarization due to 
the ferroelectric layer between the substrate and the gate.
• After removal of the applied input voltage, the polarization still 
exists, thus the FeFET features unique I-V characteristics
• Current-Voltage (I-V) Characteristics Presented
– FeFET
– Resistive Load Static Random Access Memory (SRAM) Cell
• I-V FeFET Model Developed 
• Comparison 
– Metal-Oxide-Semiconductor Field Effect Transistor 
(MOSFET) and FeFET C. Laws et al. 2
FeFET Properties
• Ferroelectrics feature properties including
– Polarization 
• Positive and Negative 
– Hysteresis
• History dependence
– Nonlinearity
• The ferroelectric layer gives FeFET unique I-V 
characteristics 
– Unlike the MOSFET, the I-V characteristics feature a 
hysteresis trend
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FeFET I-V Characterization
• Ferroelectric Transistor was 10 µm 
wide and 10 µm long, provided by 
Radiant Technologies Inc.
• FeFET featured a PZT ferroelectric 
layer
• FeFET active current was measured 
with test circuit, shown left
• PZT ferroelectric layer was properly 
polarized 
• The drain-to-source voltage (VDS) 
was varied for a range of gate-to-
source voltages (VGS) and the drain 
current was measured
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ND1 Active Current for Various VDS
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SRAM Cell Operation
• A traditional resistive load 
SRAM cell was constructed 
as shown on the left
• The input voltage, Vin, is 
applied at drain of T1 and 
the output voltage , Vout, is 
read at drain of T2 
• A couple different 
configurations were 
investigated
– FeFETs for T1  and T2
– Various resistance values with 
FeFETs for T1  and T2
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ND1 SRAM I-V Characteristics at a Load 
Resistance of 51 kΩ
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Conclusion
• I-V characteristics for FeFET different than that of MOSFET
• Ferroelectric layer features hysteresis trend whereas 
MOSFET behaves same for both increasing and decreasing 
V GS
• FeFET I-V characteristics doesn’t show dependence on V DS 
• A Transistor with different channel length and width 
as well as various resistance and input voltages give 
different results
• As resistance values increased, the magnitude of the drain 
current decreased
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